Posts Tagged ‘Test’

Jova Solutions Announces Image Sensor Lab ISL-1600 Version 2 Low-cost, Integrated CMOS Image Sensor/Camera Module Evaluation, Specification and Test Solution

Wednesday, September 21st, 2011

Jova Solutions Announces Image Sensor Lab ISL-1600 Version 2 Low-cost, Integrated CMOS Image Sensor/Camera Module Evaluation, Specification and Test Solution










San Francisco, CA (PRWEB) September 19, 2006

Jova Solutions today announced Version 2 of Image Sensor Lab™ ISL-1600, an expanded version of its CMOS image sensor and camera module test solution, which provides a full range of CMOS image sensor interface, control, test, evaluation and comparison capabilities in one low-cost (less than $ 5000), small-footprint test product. The fully integrated hardware/software solution supports testing on a wide variety of CMOS image sensors, with a full complement of evaluation and test functionality, for needs ranging from end-product development to manufacturing line functional testing.

The ISL-1600 features, out-of-box, a fully integrated interface, control and test electronics, and advanced analysis and characterization software. It provides CMOS image sensor die manufacturers, module developers, and end-product manufacturers with a low-cost, simple way to interface to, control and test CMOS image sensors/modules. It also provides product development engineers with sophisticated software to fully exercise and evaluate image sensors/modules.

ISL-1600 2.0 is a generic engineering solution for the full evaluation of CMOS image sensors that can test most image sensor designs, regardless of the die or module manufacturer. ISL-1600 2.0 provides a low-cost replacement to “dinosaur” test equipment solutions, which initially cost many thousands of dollars and are quickly becoming obsolete. It replaces “cobbled together” in-house systems that combine sensors, power supplies and cables with homegrown software to create an ad hoc test system. And, it provides superior performance compared to dedicated-chip demo boards provided by die manufacturers or unreliable manual inspection.

“The ISL-1600 provided us with a turnkey solution for our CMOS image sensor based camera module testing requirements. Instead of spending valuable engineering hours developing a custom hardware interface for our camera modules we could focus our efforts on developing our products,” said George Kelly, Advanced Development Manager at Aurora Optical. Aurora Optical, Biomorphic, Epos, Exbiblio, Flextronics, Imaging Works, Multi-Fineline Electronix and Samsung and are using ISL-1600 for sensor testing and evaluation.

“We built the ISL 1600 to respond to a growing need by CMOS Image Sensor users to compare and evaluate dies and modules both for product development and test,” said Martin Vasey, CEO of Jova Solutions. “ISL 1600 Version 1 had an excellent reception in the field. Version 2, amongst other changes, adds bi-directional voltage level buffers, improved Master Clock options, SPI and I2C sensor communication, and double buffered and consecutive image sequence capture.”

About Jova Solutions

Jova Solutions (formerly WireWorks West) provides advanced solutions and services for automation and networked data management for many industries including: Image Sensor Lab ISL-1600 for CMOS image sensor testing; EMWorks for electronics manufacturing; Test Instrument Module Systems (TIMS) for I2C/SPI communication or motion control; and FermWorks for biotechnology and pharmaceutical laboratory process control and data management. Leveraging its proven core platforms for process control, Jova Solutions creates software solutions and complementary products that match the business and technical requirements of specific markets. Jova Solutions’ biotechnology and pharmaceutical customers include: Applied Biosystems, Bayer, BioMarin, Centocor, Genentech, Medtronic, MIT, NexBio, Novozymes, San Jose State University, Stanford University, UC Berkeley, and Visx. Its electronics manufacturing, and telecommunications clients include: Aurora Optical, Apple Computer, Biomorphic, Exbiblio, Epos, Ericsson, Flexics, Flextronics, Imaging Works, Medtronic, Multi-Fineline Electronix, NASA Ames, Nanosys, New Focus, Nikon, Reliant, Samsung, Tessera and University of Florida. For more information, please visit: http://www.jovasolutions.com.

# # #







Attachments
















Vocus©Copyright 1997-

, Vocus PRW Holdings, LLC.
Vocus, PRWeb, and Publicity Wire are trademarks or registered trademarks of Vocus, Inc. or Vocus PRW Holdings, LLC.







Related CMOS Buffer Press Releases

Test Circuits for d? Defects Oriented CMOS analog and num? America

Monday, September 6th, 2010

Product testing DescriptionDefect East? E is call? ? play an r? important in the g? n? rations? future technology. feature sizes, small and large sizes will die more sensitive to CI? defects that can not? be mod? read? s by traditional approaches to mod? lisat fault. Moreover, the intensification of the int? Integration, an integrated circuit? Gr? may contain different building blocks. These blocks include logic num? America, APA, m? Moire volatile and nonvolatile, and analog interfaces. For these Bui. . . More>>

Test Circuits for d? Defects Oriented CMOS analog and num? America

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Design Process-Aware SRAM and test

Tuesday, May 4th, 2010

scales of technology products in the region descriptiones nanometers, design and testing of Static Random Access Memories (SRAMs) becomes a very complex task. disturbance processes and mechanisms of various defects contribute to the increased number of unstable SRAM cells with parametric sensitivity. increasing size of networks increase the likelihood of SRAM cells with marginal stability and pose strict constraints on transistor parameters distributions. Standard functional tests often fail to det. . . More>>

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Design Process-Aware SRAM and test

Credence Unveils New High Density V / I Instrument for the Diamond Test Platform

Saturday, April 24th, 2010

Tag: apparatus instrument? Credence revealed? The Diamond Test PlatformFrom: http://www. apparatus-instrument. com / Industry-leading channel density allows greater Multisite Counts, Allowing a higher rate for customers without adding more benchmarks on the production company FloorCredence Systems (NASDAQ: CMOS), a supplier of automatic test equipment (ATE) solutions for the semiconductor industry worldwide, has unveiled the latest addition to its family of instruments based on the value of the platform test Diamond. The 72-channel HDVI (High Density Voltage / Current) instrument is intended to significantly reduce the test cost by allowing a large number of sites to be tested in parallel. The source of high-precision instrument HDVI and measurement capability is ideal for testing microcontrollers, audio, video, wireless cellular, digital camera, baseband and power management devices used in a wide range of applications cost sensitive. The industry-leading V / I channel count of the HDVI – up to 432 channels on the Diamond 10, and 1728 channels on the results of Diamond 40 – the cost per channel significantly lower. It also helps free up more instrument slots in the tester, which allows more multi-site configurations. When combined with other platform Diamond instruments of high density, HDVI increases the capacity of each test system and consequently reduces the number of test cells needed on the production floor. At the same time, throughput is dramatically increased by the high degree of parallel test capability. “Our customers continue to face intense price pressure, which is driving higher count multisite testing for cost of testing and improvements in throughput. SoC / SiP devices are also more complex through increasing integration of services, placing greater pin-count and test coverage demands on ATE, “said Amir Aghdaei, senior vice president of field operations and marketing at Credence. “Clearly, acquisition costs and operational effectiveness of the test system have become particularly critical. With the addition of the HDVI instrument, the Diamond platform can cost-effectively test higher site counts without additional CAPEX request, to help our customers stay on top of rising demand and declining ASP, responding and profitability objectives. Diamond HDVI Instrument: Summary of Technology HDVI The instrument allows for efficient use of test head resources (slots) via a wide range of features and innovative features that traditionally required multiple V / I options on other platforms. The HDVI contains 72 channels that can be operated in one of two ways: (1) Voltage / current supply (VIS) and (2) Precision Analog Source (PAS). VIS mode offers 72 channels of use Generally, four-quadrant V / I capability up to + /-7V and a maximum of + /-2A. In the manner of rating, each channel is capable of sourcing user-defined analog waveforms with high accuracy for driving analog inputs of microcontroller and embedded CAN perform INL and DNL tests. HDVI Key Features and Benefits: – Industry leading V / I channel density provides the best throughput and parallel test efficiency. – Built-in input matrix broadband allows external instruments to connect to the DUT pin multi-use and remove components loadboard. – Controlling the outbreak of the source and extent of memory synchronizes the operation of a tester or DUT events. – High performance power on a large number of pins provides coverage for Culture features integrated power management in battery operated consumer products. – High Precision Voltage (measurements allow reliable analysis of sensitive reference pins.

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test

Monday, April 19th, 2010

Product DescriptionAs technology scales into nano-meter region, design and test of Static Random Access Memories (SRAMs) becomes a highly complex task. Process disturbances and various defect mechanisms contribute to the increasing number of unstable SRAM cells with parametric sensitivity. Growing sizes of SRAM arrays increase the likelihood of cells with marginal stability and pose strict constraints on transistor parameters distributions. Standard functional tests often fail to det. . . More >>

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test

Test circuits for defects Oriented CMOS analog and digital

Friday, April 2nd, 2010

Product testing DescriptionDefect oriented will play an important role in future generations of technology. feature sizes, small and large sizes will die ICs more sensitive to defects that can not be modeled by traditional approaches to modeling fault. Moreover, the intensification of integration, an integrated circuit may contain several building blocks. These blocks include digital logic, APA, volatile and nonvolatile memory and analog interfaces. To these various Bui. . . More>>

Test circuits for defects Oriented CMOS analog and digital

CMOS SRAM Circuit Design and Parametric Test Nano-Scaled Technologies: Process-Aware SRAM Design and Test

Sunday, March 21st, 2010

Product descriptiones technology scales into nano-meter region, design and testing of Static Random Access Memories (SRAMs) becomes a very complex task. Disturbance processes and mechanisms of various defects contribute to the increased number of unstable SRAM cells with parametric sensitivity. Growing sizes of SRAM arrays increase the probability of cells with marginal stability and pose strict constraints on transistor parameters distributions. Standard functional tests often fail to det. . . More>>

CMOS SRAM Circuit Design and Parametric Test Nano-Scaled Technologies: Process-Aware SRAM Design and Test